Abstract In this paper an IQ oscillator/mixer circuit is presented
A block diagram of a cross-coupled relaxation oscillator I. INTRODUCTION is depicted in Fig. 1 . It consists of two relaxation oscillators
In modem radio receiver front-ends generation of that determine the switching instants of each other's accurate quadrature signals for down-conversion is required.
Schmitt-triggers, thus causing the output signals to be in
In direct-conversion front-ends, errors in the quadrature quadrature. A detailed description of the oscillator relationship lead to cross-talk between the in-phase and the behaviour is available in [3, 5] .
quadrature components of the received signal. In Mismatch between circuit components causes a combination with additive noise, this cross-talk increases deviation from the ideal 900 phase difference between the the bit error rate. In front-ends with a non-zero intermediate output signals of the Schmitt-triggers. In [3, 5] it is shown frequency (IF), inaccurate quadrature (due to mismatch) that this deviation is a second-order, rather than first-order leads to a finite image rejection. The severity of this is effect. Therefore, the circuit is inherently less Fig. 1 . Inclusion of the mixing to minimize cross-talk from the oscillator signal to the LNA function means making one of these parameters the product input, the oscillator output signal is divided by 2 in of a constant and the signal to be mixed. A parameter must frequency before it is brought off-chip. Since the be chosen that when varied (within certain boundaries of oscillator/mixer is easily tuned, it is also sensitive to noise. course) does not affect the oscillator operation. It is to be Therefore, an on-chip bias block is used. expected that introducing mixing in a relaxation oscillator always affects a parameter that influences the oscillation IV. CIRCUIT SCHEMATICS Fig. 4 . The tail currents of the limiters in the easier.
cross-coupling paths are supplied by the LNA. In this way, the gain of these limiters is modulated by the LNA input signal, and mixing is performed. The implemented circuit matching purposes, the filters are also on-chip. In a normal has 27 elements and an overall area of 250 x 100 giM2. The implementation, these filters would be replaced by much implementation uses R = 50 Q, C = 300 fF, and the bias smaller active filters. In this application, it is more important currents are 2 mA for the oscillator core transistors and to avoid noise and distortion. 2 mA for the tail currents of the soft-limiters. Terminal A photo of the chip is shown in Fig. 5 . IBIAS in Fig. 4 is connected to a pad, in order to Fig. 6 . The the aforementioned input signal, the phase noise floor was at transformers convert the balanced output signals from the about -144 dBc, which is below the value expected from the chip to single-ended signals, suitable for measurement by an oscillator output signal.
oscilloscope. To avoid interference through the power An on-chip bias current generator is used in this design supply, a battery supply was used. All parts were mounted to avoid the design of separate bias current generators for inside an aluminium box, and signals were led in and out of each circuit. A PTAT current source is used, generating a the box by means of BNC or SMA connectors only. current equal to the ratio of the thermal voltage and a
The quadrature relationship between the outputs is resistor value. To reduce the temperature dependence to measured by applying a single-carrier signal to the LNA and some extent, a resistor with a positive temperature comparing the phases of the two output signals. The coefficient was used. There are no connections off-chip to oscillator/mixer is phase-locked to a reference signal from a sensitive parts of the bias current generator, which further generator, to prevent the frequency of the oscillator/mixer reduces sensitivity to noise. from drifting. The output signals are fed to a digital
The divider buffer converts the differential output signal oscilloscope, where they are stored for computer analysis. of the divider into a single (open-collector) output for a 50 Q load, over which a voltage of 300 mV-p is generated (about -4 dBm first harmonic power).
The signal buffer is a common-collector stage followed by a low pass filter. The low pass filter is a 5th order LC Butterworth filter with a cutoff frequency of 1lGHz. For The measured oscillator phase noise is shown in Fig. 7 
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The PLL is kept locked, since the drift of the carrier A new architecture to obtain quadrature mixing--------quawithin frequencyccofathe. oscillator/mixer PCwhenefree-running15proved-the --cross-couple --path-of-an--Q-oscillator -has-been --presented.
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